

IN THE CLAIMS

Please amend the claims as follows:

1. (cancelled)
2. (cancelled)
3. (cancelled)
4. (cancelled)
5. (cancelled)
6. (cancelled)
7. (cancelled)
8. (cancelled)
9. (cancelled)

- 1 10. (currently amended) ~~The apparatus of claim 2~~ An apparatus for self-initiated
 2 instruction issuing comprising:
 3 an instruction queue operable for issuing at least one instruction to an execution
 4 unit, said queue including a plurality of entries, each queue entry having a first portion
 5 and a second portion, said first portion operable for storing a first link data value and said
 6 second portion operable for storing a first data value, said first portion comprising a link
 7 mask and said first link data value indicating a target instruction which of the queue's
 8 plurality of entries that a dispatching dependent instruction will occupy, wherein said
 9 first data value in a first queue entry is set in response to a first link data value in a
 10 preselected second queue entry, wherein at least one instruction is selected for issuing in
 11 response to a predetermined first data value in a corresponding queue entry;
 12 a rename register device coupled to said queue, said rename register device
 13 including a plurality of entries, each entry having a first portion operable for storing a
 14 pointer data value and a second portion operable for storing a validity data value, wherein
 15 each said pointer data value is associated with a corresponding queue entry, wherein each
 16 said first link data value is set in response to said pointer data values and said validity
 17 data values, wherein each said rename register device entry includes a third portion

1 operable for receiving a plurality of operand tags, and wherein each said pointer data
2 value is operable for selection in response to a preselected one of said plurality of
3 operand tags, wherein each said queue entry includes a third portion coupled to said
4 rename register device for receiving a first one of said plurality of operand tags, and a
5 fourth portion coupled to said rename register device for receiving a second one of said
6 plurality of operand tags, wherein said first and second operand tags are associated with a
7 dispatching instruction, and wherein said first operand tag is further associated with said
8 first link data value, wherein said queue is operable for broadcasting a preselected first
9 operand tag; and
10 a storage device operable for receiving said broadcasting of said first operand tag,
11 wherein each said rename register device entry ~~includes a~~ includes a fourth portion
12 operable for storing a second data value, said second data value being operable for setting
13 in response to an issuing instruction.

1 11. (original) The apparatus of claim 10 wherein said first data value is operable
2 for setting in response to said second data value.

1 12. (currently amended) The apparatus of claim ~~[[4]]~~ 10 each said queue entry
2 further comprises a fifth portion operable for storing a second link data value and a
3 sixth portion operable for storing a second data value, and a seventh portion coupled
4 to said rename register device for receiving a third one of said plurality of operand
5 tags, said third operand tag being associated with said dispatching instruction, and
6 wherein said third operand tag is further associated with said second link data value,
7 and wherein said second data value in said first queue entry is set in response to a
8 preselected second link data value in a third queue entry.

1 13. (original) The apparatus of claim 12 wherein each said second link data value
2 is set in response to said pointer data values and said validity data values.

1 14. (currently amended) A method of self-initiated instruction issuing comprising
2 the steps of: setting a predetermined data value in a first portion of a preselected first
3 queue entry in a queue operable for storing a plurality of instructions for issuing to an
4 execution unit, said queue including a plurality of entries, each entry being associated
5 with an instruction for issuing, wherein said first queue entry is preselected in
6 response to a first data value in a second portion of a preselected second queue entry,
7 wherein the first portion comprises a link mask and a first link data value indicating to
8 a target instruction which of the queue's plurality of entries that a dispatching
9 dependent instruction will occupy; and
10 selecting for issuing an instruction associated with said entry containing said
11 predetermined data value in said first portion in response to said predetermined data
12 value.

1 15. (original) The method of claim 14 further comprising the step of, if said
2 dispatching instruction is a one-cycle piped instruction, storing a first queue pointer
3 data value associated with said dispatching instruction in a first portion of an
4 associated rename register entry, said rename register including a plurality of entries,
5 wherein said queue pointer value associates said rename register entry and said
6 preselected queue entry corresponding to said dispatching instruction, and wherein
7 said second queue entry is selected in response to a second queue pointer value.

1 16. (original) The method of claim 14 further comprising the step of setting said
2 first data value in response to a source operand data value of said dispatching
3 instruction.

1 17. (original) The method of claim 15 wherein said step of setting said first data
2 value is omitted in response to a predetermined data value in said first portion of said
3 rename register entry.

18. (cancelled)

1 19. (original) The method of claim 14 wherein said step of setting said
2 predetermined data value in said first portion is in response to an issuing of an
3 instruction associated with said second queue entry.

1 20. (cancelled)

2 21. (cancelled)

3 22. (cancelled)

4 23. (cancelled)

5 24. (cancelled)

1 25. (original) The method of claim 15 wherein said second queue pointer value is
2 associated with a source operand tag of said dispatching instruction.

1 26. (original) The method of claim 25 wherein said second queue pointer value
2 corresponds two to a queue entry of an instruction target operand tag matching said
3 source operand.

1 27. (original) The method of claim 14 wherein said first data value comprises a
2 link mask having a number of bits equal to a number of entries in said queue.

1 28. (original) The method of claim 14 wherein said step of setting said
2 predetermined data value is in response to an issuing of an instruction associated with
3 said second queue entry.

1 29. (currently amended) A data processing system for self-initiated instruction
2 issuing comprising:
3 an input means for communicating a plurality of instructions;
4 a dispatch unit coupled to said input means;
5 at least one execution unit coupled to said dispatch unit for receiving
6 instructions communicated therefrom, each execution unit including a self-initiated
7 instruction issue mechanism for receiving said instructions and issuing instructions to
8 an execution logic circuit for execution, said self-initiated issue mechanism
9 comprising:
10 an instruction queue operable for issuing at least one instruction to said
11 execution unit, said queue including a plurality of entries, each queue entry having a
12 first portion and a second portion, said first portion operable for storing a first link
13 data value, said first portion comprising a link mask and said first link data value
14 indicating to a target instruction which of the queue's plurality of entries that a
15 dispatching dependent instruction will occupy, and said second portion operable for
16 storing a first data value, and wherein said first data value in a first queue entry is set
17 in response to a first link data value in a preselected second queue entry; and
18 a rename register device coupled to said queue, said rename register device
19 including a plurality of entries, each entry having a first portion operable for storing a
20 pointer data value and a second portion operable for storing a validity data value,
21 wherein each pointer data value is associated with a corresponding queue entry, and
22 wherein each first link data value is set in response to said pointer data values and
23 said validity data values.

1 30. (original) The data processing system of claim 29 wherein each said rename
2 register device entry includes a third portion operable for receiving a plurality of
3 operand tags, and wherein each said pointer data value is operable for selection in
4 response to a preselected one of said plurality of operand tags.

1 31. (original) The data processing system of claim 30 wherein said queue is
2 operable for broadcasting a preselected first operand tag.

1 32. (original) The data processing system of claim 31 further comprising a storage
2 device operable for receiving said broadcast first operand tag.

1 33. (original) The data processing system of claim 32 wherein said storage device
2 is coupled to said rename register device, and wherein each said rename register
3 device entry includes a fourth portion operable for storing a second data value, said
4 second data value being operable for setting in response to said broadcast first
5 operand tag.

1 34. (original) The data processing system of claim 33 wherein said first data value
2 is operable for setting in response to said second data value.

1 35. (cancelled)

2 36. (cancelled)

3 37. (cancelled)

1 38. (currently amended) An apparatus for self-initiated processor instruction
2 issuing including an issue queue, said issue queue comprising a plurality of entries,
3 each entry of said plurality operable for containing information associated with an
4 instruction to be issued, wherein each entry includes a first portion for storing an
5 instruction operand and a second portion for storing a link value, wherein the second
6 portion comprises a link mask and the link value indicates to a target instruction
7 which of the issue queue's plurality of entries that a dispatching dependent instruction
8 will occupy, and wherein, for an instruction corresponding to a first entry having a
9 value of said instruction operand determined by an instruction corresponding to a
10 second entry, said link value in said second entry comprises a value corresponding to
11 a number of said first entry.

1 39. (previously presented) The apparatus of claim 38 wherein, for said first entry
2 comprising an "ith" entry of said plurality of entries, said value representing said first
3 entry is a value of an "ith" bit of a plurality of bits of said link value in said second
4 entry.

1 40. (previously presented) The apparatus of claim 38 wherein each entry of said
2 instruction queue further includes a third portion, and wherein said third portion in
3 said first entry is operable for receiving said link value in said second entry in
4 response to an issuing of said instruction corresponding to said second entry.

1 41. (previously presented) The apparatus of claim 40 wherein a data value in said
2 third portion is operable for signaling an operand in a second portion of a
3 corresponding entry of said plurality of entries is ready.

1 42. (previously presented) The apparatus of claim 38 further comprising a rename
2 register unit coupled to said issue queue, said rename unit including a plurality of
3 entries, said plurality of entries of said rename unit having a same number of entries
4 as a number of entries of said instruction queue, and wherein each entry has a first
5 portion operable for storing a data value signaling instruction information is stored in
6 an associated entry of said plurality of entries in said issue queue.

1 43. (previously presented) The apparatus of claim 42 wherein each entry of said
2 plurality of entries of said rename unit further includes a second portion operable for
3 storing a pointer to said associated entry of said plurality of entries in said issue
4 queue.

1 44. (previously presented) The apparatus of claim 38 wherein said instruction
2 corresponding to said second entry comprises a one-cycle piped instruction.

1 45. (previously presented) A method for instruction issuing comprising the steps
2 of:
3 setting a predetermined value in a first portion of an entry in an instruction
4 queue corresponding to a first instruction in response to a dispatch of a second
5 instruction; and
6 writing said predetermined value in a second portion of an entry in said
7 instruction queue corresponding to said second instruction in response to an issuing of
8 said first instruction, wherein a target of said first instruction comprises a source
9 operand of said second instruction.

1 46. (previously presented) The method of claim 45 wherein said predetermined
2 value in said first portion of said instruction queue entry is set in response to a validity
3 value corresponding to said source operand, said validity value stored in an entry in a
4 rename unit coupled to said instruction queue.

1 47. (previously presented) The method of claim 45 wherein said first instruction is
2 a one-cycle piped instruction.

1 48. (currently amended) A data processing system for self-initiated instruction
2 issuing comprising:
3 an instruction storage unit;
4 a dispatch unit coupled to said instruction storage unit;
5 at least one execution unit coupled to said dispatch unit for receiving
6 instructions therefrom, each execution unit including an apparatus for issuing
7 instructions for execution, said apparatus operable for receiving instructions from said
8 dispatch unit, the apparatus for issuing instructions comprising an issue queue, said
9 issue queue including a plurality of entries, each entry of said plurality operable for
10 containing information associated with an instruction to be issued, wherein each entry
11 includes a first portion for storing an instruction operand and a second portion for
12 storing a link value, wherein the second portion comprises a link mask and the link
13 value indicates to a target instruction which of the issue queue's plurality of entries
14 that a dispatching dependent instruction will occupy, and wherein, for an instruction
15 corresponding to a first entry having a value of said instruction operand determined by
16 an instruction corresponding to a second entry, said link value in said second entry
17 comprises a value representing said first entry.

1 49. (previously presented) The system of claim 48 wherein, for said first entry
2 comprising an "ith" entry of said plurality of entries, said value representing said first
3 entry is a predetermined value of an "ith" bit of a plurality of bits of said link value in
4 said second entry.

1 50. (previously presented) The apparatus of claim 48 further comprising a rename
2 register unit coupled to said issue queue, said rename unit including a plurality of
3 entries, said plurality of entries of said rename unit having a same number of entries
4 as a number of entries of said instruction queue, and wherein each entry has a first
5 portion operable for storing a data value signaling instruction information is stored in
6 an associated entry of said plurality of entries in said issue queue.

1 51. (previously presented) The apparatus of claim 50 wherein each entry of said
2 instruction queue further includes a third portion, and wherein said third portion in
3 said first entry is operable for receiving said link value in said second entry in
4 response to an issuing of said instruction corresponding to said second entry.

1 52. (previously presented) The apparatus of claim 49 wherein said instruction
2 corresponding to said second entry comprises a one-cycle piped instruction.